

B4AU8G53222B DDR4 UDIMM 8GB 1Rx8

General Description

This document describes Biwin's B4AU8G53222B 8GB 1Rank 1Gig x 64 DDR4-3200 CL22 1.2v SDRAM Unbuffered DIMM product.


This product design specification reference JEDEC standard (No. 21C DDR4 SDRAM DIMM Design Specification).

This product's outline reference JEDEC design MO309.

Features

- DDR4 functionality and operations supported as defined in the component data sheet
- 288-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC4-3200
- 8GB (1Gig x 64)
- $V_{DD} = 1.20V (NOM)$
- $V_{PP} = 2.5V (NOM)$
- $V_{DD}SPD = 2.5V (NOM)$
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion (DBI) for data bus
- On-die V_{REFDO} generation and calibration
- Single-rank
- On-board I²C serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Gold edge contacts
- Halogen-free
- Fly-by topology
- Terminated control command and address bus

Options



- Operating temperature
- Commercial (0°C≤ TOPER ≤ +85°C)
- Storage temperature
- - 55°C ≤ TSTG ≤ +100°C
- Package: 288-pin DIMM (halogen-free)
- Frequency/CAS latency
- -0.625ns @ CL = 22 (DDR4-3200)





Contents

| 1 | Ordering Information and Key Feature | .3 |
|----|---------------------------------------|-----|
| 2 | Addressing | .3 |
| 3 | Absolute Maximum Ratings | .4 |
| 4 | Operating Conditions | .4 |
| 5 | Architecture | .5 |
| 6 | Pin Assignments | .6 |
| 7 | Pin Description | 8 |
| 8 | Input / Output Functional Description | .11 |
| 9 | Functional Block Diagram | .14 |
| 10 | Module Dimensions | .15 |
| 11 | Revision History | .16 |



1. Ordering Information and Key Features

1) Ordering Information

| Part Number | Capacity | Organization | Component Composition | Number of Rank | Height |
|--------------|----------|--------------|-----------------------|----------------|---------|
| B4AU8G53222B | 8GB | 1Gig x 64 | (1Gigx8) *8 | 1 | 31.25mm |

2) Key Features

| Speed | DDR4-3200AA | Unit | | |
|-------------|-------------|-------|--|--|
| Speeu | 22-22-22 | Offic | | |
| tCK (min) | 0.625 | ns | | |
| CAS Latency | 22 | nCK | | |
| tAA (min) | 13.75 | ns | | |
| tRCD (min) | 13.75 | ns | | |
| tRP (min) | 13.75 | ns | | |
| tRAS (min) | 32 | ns | | |
| tRC (min) | 45.75 | ns | | |

Note:

2. Average Refresh Period 7.8us at lower then T_{CASE} 85°C, 3.9us at 85°C< T_{CASE} < 95°C.

2. Addressing

| Parameter | 8GB | | | |
|---------------------------|--------------------------|--|--|--|
| Row address | 64K A[15:0] | | | |
| Column address | 1K A[9:0] | | | |
| Device bank address | 4 BA[1:0] | | | |
| Device bank group address | 4 BG[1:0] | | | |
| Device configuration | 8Gb (1Gig x 8), 16 banks | | | |
| Module rank address | CS0_n | | | |

Before purchase and assembly your computer, please consult motherboard and CPU manufacture, review the motherboard and CPU manufacture website, check the hardware Spec, make sure the hardware support the memory module rated speed and latency.



3. Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units | Note |
|--------------------------------|---|-------|-----|-------|------|
| V_{DD} | V_{DD} supply voltage relative to V_{SS} | - 0.4 | 1.5 | V | 1 |
| V_{DDQ} | V_{DDQ} supply voltage relative to V_{SS} | - 0.4 | 1.5 | V | 1 |
| V_{PP} | Voltage on V_{PP} pin relative to V_{SS} | - 0.4 | 3 | V | 2 |
| $V_{\text{IN}},V_{\text{OUT}}$ | Voltage on any pin relative to V_{SS} | - 0.4 | 1.5 | V | |

4. Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units | Note |
|------------------------|--|--------------------------------|---------------------|-------------------------------|-------|------|
| V_{DD} | V _{DD} supply voltage | 1.14 | 1.2 | 1.26 | V | 1 |
| V_{PP} | DRAM activating power supply | 2.375 | 2.5 | 2.75 | V | 2 |
| V _{REFCA(DC)} | Input reference voltage command/ address bus | 0.49 × V _{DD} | $0.5 \times V_{DD}$ | 0.51 × V _{DD} | V | 3 |
| I _{VTT} | Termination reference current from V_{TT} | - 750 | - | 750 | mA | |
| V _{TT} | Termination reference voltage (DC) – command/address bus | $0.49 \times V_{DD}$ - 20 mV | $0.5 \times V_{DD}$ | 0.51 × V _{DD} + 20mV | V | 4 |
| I _{IN} | Input leakage current; any input excluding ZQ; 0V < V _{IN} < 1.1V | - 2.0 | _ | 2 | μA | 5 |
| I_{ZQ} | Input leakage current; ZQ | - 50.0 | _ | 10 | μΑ | 5,6 |
| I_{OZpd} | Output leakage current; V _{OUT} = V _{DD} ; DQ is High-Z | П | _ | 10 | μA | 7 |
| I _{OZpu} | Output leakage current; V _{OUT} = V _{SS} ; DQ is High-Z; ODT is disabled with ODT input HIGH | - 50.0 | | _ | μΑ | 7 |
| I _{VREFCA} | V _{REFCA} leakage; V _{REFCA} = V _{DD} /2 (after DRAM is initialized) | - 2.0 | _ | 2 | μA | 5 |

Notes:

- 1. V_{DDQ} tracks with V_{DD} ; V_{DDQ} and V_{DD} are tied together.
- 2. V_{PP} must be greater than or equal to V_{DD} at all times.
- 3. V_{REFCA} must not be greater than 0.6 x V_{DD} . When V_{DD} is less than 500mV, V_{REF} may be less than or equal to 300mV.
- 4. V_{TT} termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- 5. Multiply by the number of DRAM die on the module.
- 6. Tied to ground. Not connected to edge connector.
- 7. Multiply by the number of module ranks and then times the number of die per package.





5. Architecture

Α

В

С D

Ε

F G

Н

J

Κ

L

Μ Ν

x8 Package Ball out (Top view): 78ball FBGA Package

2

3

1

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | |
|---------|-------------|-----------|---|---|---|----------------------|--------------|---------|---|
| | | | | | | | | | _ |
| VDD | VSSQ | TDQS_c | | | | DM_n/DBI_n TDQS_t | VSSQ | VSS | Δ |
| VPP | VDDQ | DQS_c | | | | DQ1 | VDDQ | ZQ | Е |
| VDDQ | DQ0 | DQS_t | | | | VDD | VSS | VDDQ | C |
| VSSQ | DQ4 | DQ2 | | | | DQ3 | DQ5 | VSSQ | D |
| VSS | VDDQ | DQ6 | | | | DQ7 | VDDQ | VSS | Е |
| VDD | ODT1 | ODT | | | | CK_t | CK_c | VDD | F |
| VSS | CKE1 | CKE | | | | CS_n | CS1_n | TEN | G |
| VDD | WE_n A14 | ACT_n | | | | CAS_n A15 | RAS_n A16 | VSS | Н |
| VREFCA | BG0 | A10 AP | | | | A12 BC_n | BG1 | VDD | J |
| VSS | BA0 | A4 | | | | A3 | BA1 | VSS | K |
| RESET_n | A6 | A0 | | | | A1 | A5 | ALERT_n | L |
| VDD | A8 | A2 | | | | A9 | A7 | VPP | N |
| VSS | A11 | PAR | | | | A17 | A13 | VDD | N |

7

8

9

4 5 6



6. Pin Assignments

| | 2 | Pin DDR4 | MM Fron | | | 2 | 288-I | Pin DDR4 | UD | MM Back | (| | | | |
|-----|-------------------------|----------|-------------------------|-----|----------------|-----|-------------------------|----------|--------|---------|----------|-----|-----------|-----|--------|
| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
| 1 | NC | 37 | VSS | 73 | VDD | 109 | VSS | 145 | NC | 181 | DQ29 | 217 | VDD | 253 | DQ41 |
| 2 | VSS | 38 | DQ24 | 74 | CK0_t | 110 | DM5_n/ DBI5_n, NC | 146 | VREFCA | 182 | VSS | 218 | CK1_t | 254 | VSS |
| 3 | DQ4 | 39 | VSS | 75 | CK0_c | 111 | NC | 147 | VSS | 183 | DQ25 | 219 | CK1_c | 255 | DQS5_c |
| 4 | VSS | 40 | DM3_n/ DBI3_n, NC | 76 | VDD | 112 | VSS | 148 | DQ5 | 184 | VSS | 220 | VDD | 256 | DQS5_t |
| 5 | DQ0 | 41 | NC | 77 | VTT | 113 | DQ46 | 149 | VSS | 185 | DQS3_c | 221 | VTT | 257 | VSS |
| 6 | VSS | 42 | VSS | 78 | EVENT_n, NF | 114 | VSS | 150 | DQ1 | 186 | DQS3_t | 222 | PARITY | 258 | DQ47 |
| 7 | DM0_n/ DBI0_n, NC | 43 | DQ30 | 79 | A0 | 115 | DQ42 | 151 | VSS | 187 | VSS | 223 | VDD | 259 | VSS |
| 8 | NC | 44 | VSS | 80 | VDD | 116 | VSS | 152 | DQS0_c | 188 | DQ31 | 224 | BA1 | 260 | DQ43 |
| 9 | VSS | 45 | DQ26 | 81 | BA0 | 117 | DQ52 | 153 | DQS0_t | 189 | VSS | 225 | A10_AP | 261 | VSS |
| 10 | DQ6 | 46 | VSS | 82 | RAS_n/ A16 | 118 | VSS | 154 | VSS | 190 | DQ27 | 226 | VDD | 262 | DQ53 |
| 11 | VSS | 47 | CB4/ NC | 83 | VDD | 119 | DQ48 | 155 | DQ7 | 191 | VSS | 227 | NC | 263 | VSS |
| 12 | DQ2 | 48 | VSS | 84 | CS0_n | 120 | VSS | 156 | VSS | 192 | CB5, NC | 228 | WE_n/ A14 | 264 | DQ49 |
| 13 | VSS | 49 | CB0/ NC | 85 | VDD | 121 | DM6_n/ DBI6_n, NC | 157 | DQ3 | 193 | VSS | 229 | VDD | 265 | VSS |
| 14 | DQ12 | 50 | VSS | 86 | CAS_n/ A15 | 122 | NC | 158 | VSS | 194 | CB1, NC | 230 | NC | 266 | DQS6_c |
| 15 | VSS | 51 | DM8_n/ DBI8_n, NC | 87 | ODT0 | 123 | VSS | 159 | DQ13 | 195 | VSS | 231 | VDD | 267 | DQS6_t |
| 16 | DQ8 | 52 | NC | 88 | VDD | 124 | DQ54 | 160 | VSS | 196 | DQS8_c | 232 | A13 | 268 | VSS |
| 17 | VSS | 53 | VSS | 89 | CS1_n, NC | 125 | VSS | 161 | DQ9 | 197 | DQS8_t | 233 | VDD | 269 | DQ55 |
| 18 | DMI_n/ DBI1_n, NC | 54 | CB6/ DBI8_n, NC | 90 | VDD | 126 | DQ50 | 162 | VSS | 198 | VSS | 234 | NC | 270 | VSS |
| 19 | NC | 55 | VSS | 91 | ODT1, NC | 127 | VSS | 163 | DQS1_c | 199 | CB7, NC | 235 | NC | 271 | DQ51 |
| 20 | VSS | 56 | CB2/ NC | 92 | VDD | 128 | DQ60 | 164 | DQS1_t | 200 | VSS | 236 | VDD | 272 | VSS |
| 21 | DQ14 | 57 | VSS | 93 | NC | 129 | VSS | 165 | VSS | 201 | CB3, NC | 237 | NC | 273 | DQ61 |
| 22 | VSS | 58 | RESET_n | 94 | VSS | 130 | DQ56 | 166 | DQ15 | 202 | VSS | 238 | SA2 | 274 | VSS |
| 23 | DQ10 | 59 | VDD | 95 | DQ36 | 131 | VSS | 167 | VSS | 203 | CKE1, NC | 239 | VSS | 275 | DQ57 |





6. Pin Assignments

| | 2 | 88-P | in DDR4 | UDIN | /IM Front | | | 288-Pin DDR4 UDIMM Back | | | | | | | |
|-----|-------------------------|------|----------|------|-------------------------|-----|-------------------------|-------------------------|--------|-----|---------|-----|--------|-----|--------|
| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
| 24 | VSS | 60 | CKE0 | 96 | VSS | 132 | DM7_n/ DBI7_n, NC | 168 | DQ11 | 204 | VDD | 240 | DQ37 | 276 | VSS |
| 25 | DQ20 | 61 | VDD | 97 | DQ32 | 133 | NC | 169 | VSS | 205 | NC | 241 | VSS | 277 | DQS7_c |
| 26 | VSS | 62 | ACT_n | 98 | VSS | 134 | VSS | 170 | DQ21 | 206 | VDD | 242 | DQ33 | 278 | DQS7_t |
| 27 | DQ16 | 63 | BG0 | 99 | DM4_n/ DBI4_n, NC | 135 | DQ62 | 171 | VSS | 207 | BG1 | 243 | VSS | 279 | VSS |
| 28 | VSS | 64 | VDD | 100 | NC | 136 | VSS | 172 | DQ17 | 208 | ALERT_n | 244 | DQS4_c | 280 | DQ63 |
| 29 | DM2_n/ DBI2_n, NC | 65 | A12/BC_n | 101 | VSS | 137 | DQ58 | 173 | VSS | 209 | VDD | 245 | DQS4_t | 281 | VSS |
| 30 | NC | 66 | A9 | 102 | DQ38 | 138 | VSS | 174 | DQS2_c | 210 | A11 | 246 | VSS | 282 | DQ59 |
| 31 | VSS | 67 | VDD | 103 | VSS | 139 | SA0 | 175 | DQS2_t | 211 | A7 | 247 | DQ39 | 283 | VSS |
| 32 | DQ22 | 68 | A8 | 104 | DQ34 | 140 | SA1 | 176 | VSS | 212 | VDD | 248 | VSS | 284 | VDDSPD |
| 33 | VSS | 69 | A6 | 105 | VSS | 141 | SCL | 177 | DQ23 | 213 | A5 | 249 | DQ35 | 285 | SDA |
| 34 | DQ18 | 70 | VDD | 106 | DQ44 | 142 | VPP | 178 | VSS | 214 | A4 | 250 | VSS | 286 | VPP |
| 35 | VSS | 71 | A3 | 107 | VSS | 143 | VPP | 179 | DQ19 | 215 | VDD | 251 | DQ45 | 287 | VPP |
| 36 | DQ28 | 72 | A1 | 108 | DQ40 | 144 | NC | 180 | VSS | 216 | A2 | 252 | VSS | 288 | VPP |



7. Pin Description

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. Seeing the Functional Block Diagram for pins specific to this module.

| Symbol | Туре | Description |
|---------------------------------------|-------|--|
| Ax | Input | Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM. |
| A10/AP | Input | Auto precharge: A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation (HIGH = auto precharge; LOW = no auto precharge). A10 is sampled during a PRECHARGE com- mand to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses. |
| A12/BC_n | Input | Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH = no burst chop; LOW = burst chopped). See Com- mand Truth Table in the DDR4 component data sheet. |
| ACT_n | Input | Command input: ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table. |
| BAx | Input | Bank address inputs: Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. |
| BGx | Input | Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0. |
| C0, C1, C2 (RDIMM/LRDI MM only) | Input | Chip ID: These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code. |
| CKx_t CKx_c | Input | Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. |



7. Pin Description

| Symbol | Type | Description |
|--|---------------|--|
| CKEx | Input | Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh. |
| CSx_n | Input | Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code (CS2_n and CS3_n are not used on UDIMMs). |
| ODTx | Input | On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (RTT) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is ena- bled via the mode register). For the x16 configuration, RTT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable RTT. |
| PARITY | Input | Parity for command and address: This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW. |
| RAS_n/A16 CAS_n/A15 WE_n/A14 | Input | Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table. |
| RESET_n | CMOS Input | Active LOW asynchronous reset: Reset is active when RESET_n is LOW and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. |
| SAx | Input | Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus. |
| SCL | Input | Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus. |
| DQx, CBx | I/O | Data input/output and check bit input/output: Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of inter- nal VREF level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled. |
| DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n) | I/O | Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/ output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations (TDQS is not valid for UDIMMs). |



7. Pin Description

| Symbol | Туре | Description |
|---|--------|--|
| SDA | I/O | Serial Data: Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device. |
| DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c | I/O | Data strobe: Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe. |
| ALERT_n | Output | Alert output: Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW un- til the ongoing DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to VDD on DIMMs. |
| EVENT_n | Output | Temperature event: The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors. |
| TDQS_t | | Termination data strobe: When enabled via the mode register, the DRAM |
| TDQS_c | | device enables the same RTT termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. |
| (x8 DRAM- based RDIMM only) | Output | When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet (TDQS_t and TDQS_c are not valid for UDIMMs). |
| V_{DD} | Supply | Module power supply: 1.2V (TYP). |
| V_{PP} | Supply | DRAM activating power supply: 2.5V - 0.125V / + 0.250V. |
| V _{REFCA} | Supply | Reference voltage for control, command, and address pins. |
| Vss | Supply | Ground. |
| V _{TT} | Supply | Power supply for termination of address, command, and control $V_{DD}/2$. |
| V _{DD} SPD | Supply | Power supply used to power the I ² C bus for SPD. |
| RFU | _ | Reserved for future use. |
| NC | _ | No connect: No internal electrical connection is present. |
| NF | _ | No function: May have internal connection present, but has no function. |



8. Input / Output Functional Description

| Item | Symbol | Туре | Function | |
|------|--------------------------------------|-------|--|--|
| 1 | CK0_t, CK0_c CK1_t, CK1_c | Input | Clock: CK_t and CK_ care differential clock inputs. crossing of the positive edge of CK_t and negative edge of CK_c. | |
| 2 | CKE0, CKE1 | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Pre-charge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh. | |
| 3 | CS0_n, CS1_n, CS2_n, CS3_n | Input | Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS2_n and CS3_n are not used on UDIMMs. | |
| 4 | C0, C1, C2 | Input | Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code. Not used on UDIMMs. | |
| 5 | ODT0, ODT1 | Input | On Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/TDQS_t, NU/TDQS_c (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration, ODT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n, and DML_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM | |
| 6 | ACT_n | Input | Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be considered as Row Address A16, A15 and A14. | |
| 7 | RAS_n/A16, CAS_n/A15, WE_n/A14 | Input | Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example for activation with ACT_n Low, these are Addresses like A16, A15 and A14 but for non-activation command with ACT_n High, these are Command pins for Read, Write and other command defined in command truth table. | |



8. Input / Output Functional Description

| Item | Symbol | Туре | Function | |
|------|---|------------------|---|--|
| 8 | DM_n/DBI _n/TDQS_t, (DMU_n/D BIU_n), (DML_n/D BIL_n) | Input/ Output | Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configuration.TDQS is not valid for UDIMMs. | |
| 9 | BG0, BG1 | Input | Bank Group Inputs: BG0 - BG1 define which bank group an Active, Read, Write or Pre-charge command is being applied. BG0 also determines which mode register is to be access edduring a MRS cycle. x4/x8 SDRAM configurations have BG0 and BG1. x16 based SDRAMs only have BG0. | |
| 10 | BA0, BA1 | Input | Bank Address Inputs: BA0 - BA1 define to which bankan Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle. | |
| 11 | A0 - A17 | Input | Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC n, RAS_n/A16, CAS_n/A15 and WE n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 SDRAM configuration. | |
| 12 | A10 / AP | Input | Auto-precharge: A10 is sampled during Read/Write commands to determine whether Auto-precharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Auto- precharge; LOW: no Auto-precharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses. | |
| 13 | A12 / BC_n | Input | Burst Chop: A12/BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details. | |
| 14 | RESET_n | CMOS Input | Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. | |
| 15 | DQ | Input/ Output | Data Input/ Output: Bi-directional data bus. If CRC isenabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used. | |
| 16 | DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_t | Input/ Output | Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe | |




8. Input / Output Functional Description

| Item | Symbol | Туре | Function | |
|------|-------------------|--|---|--|
| 17 | TDQS_t, TDQS_c | Output | Termination Data Strobe: TDQS_t/TDQS_c are not valid for UDIMMs. | |
| 18 | PARITY | Input | Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A16-A0. Input parity should be maintained at the rising edge of the clock and at the same time with command & address with CS_n LOW | |
| 19 | ALERT_n | Output | Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then ALERT_n goes LOW for relatively long period until on-going DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Using this signal or not is dependent on the system. | |
| 20 | RFU | | Reserved for Future Use. No on DIMM electrical connection is present. | |
| 21 | NC | | No Connect: No on DIMM electrical connection is present. | |
| 22 | $V_{DD}1$ | Supply | Power Supply: 1.2 V +/- 0.06 V | |
| 23 | V _{PP} | Supply DRAM Activating Power Supply: 2.5V (2.375V min, 2.75V max | | |
| 24 | V _{TT} 2 | Supply | Power Supply for termination of Address, Command and Control, V _{DD} /2. | |
| 25 | 12 V | Supply | 12 V supply not used on UDIMMs. | |
| 26 | $V_{DD}SPD$ | Supply | Power supply used to power the I ² C bus on the SPD-TSE. | |
| 27 | V_{REFCA} | Supply | Reference voltage for CA | |




9. Functional Block Diagram






9. Functional Block Diagram



10. Module Dimensions

1Gigx8*8pcs Module (1 Rank) Physical dimensions:



Notes:

- 1. All dimensions are in millimeters.
- 2. The dimensional diagram is for reference only.
- 3. Tolerance on all dimensions ± 0.15 mm unless otherwise specified.





11. Revision History

| Date | Revision | Description |
|----------|----------|-----------------|
| Mar-2022 | V1.0 | Initial release |